Page 2 Dkt: 303.389US2

Serial Number: 09/467992

Filing Date: December 20, 1999

Title:

CIRCUITS WITH A TRENCH CAPACITOR HAVING MICRO-ROUGHENED SEMICONDUCTOR SURFACES

IN THE CLAIMS

(Canceled) 1-16.

(Currently Amended) A memory cell, comprising: 17.

a transistor formed in a layer of semiconductor material outwardly from a substrate, the transistor including a first source/drain region, a body region and a second source/drain region, that are vertically aligned;

a trench capacitor formed in a trench and coupled to the first source/drain region; and a second plate of polycrystalline material formed in the trench that is coupled to a first plate integral with the second source/drain region thereby forming a conductorless electrical connection between the trench capacitor and the transistor, the first plate having an etchroughened surface; and

an insulator layer that separates the second polycrystalline plate from the etch-roughened surface of the first plate.

- (Previously Presented) The memory cell of claim 17, wherein the second polycrystalline 18. semiconductor plate comprises polysilicon.
- (Previously Presented) The memory cell of claim 17, wherein the first plate comprises a 19. heavily doped p-type silicon substrate.

20-21. (Canceled)

22. (Previously Presented) A memory cell, comprising:

a vertical transistor formed outwardly from a substrate, the transistor including a first source/drain region, a body region and a second source/drain region that are vertically aligned;

wherein a surface of the second source/drain region includes integral therewith a first plate having a polycrystalline surface layer that is etch-roughened;

a trench capacitor having a second plate that is formed in a trench that surrounds the first plate; and

AMENDMENT AND RESPONSE UNDER 37 CFR § 1.116 – EXPEDITED PROCEDURE

Serial Number: 09/467992

Filing Date: December 20, 1999

Title: CIRCUITS WITH A TRENCH CAPACITOR HAVING MICRO-ROUGHENED SEMICONDUCTOR SURFACES

Page 3 Dkt: 303.389US2

wherein the first plate forms a conductorless electrical connection between the trench capacitor and the transistor.

- 23. (Previously Presented) The memory cell of claim 22, wherein the first plate integral with the second source/drain region comprises single crystalline silicon upon which is formed the layer of polysilicon.
- 24. (Canceled)
- 25. (Previously Presented) The memory cell of claim 22, wherein the second plate comprises polysilicon.
- 26. (Previously Presented) A memory device, comprising:

an array of memory cells, each memory cell including a vertical access transistor that is coupled to a trench capacitor wherein a first plate of the trench capacitor is integral with a second source/drain region so as to form a conductorless electrical connection between the trench capacitor and the vertical access transistor, the first plate including a micro-roughened surface layer of porous polysilicon, and a second plate of the trench capacitor disposed adjacent to the first plate;

a number of bit lines that are each selectively coupled to a number of the memory cells at a first source/drain region of the vertical access transistor;

a number of word lines disposed substantially orthogonal to the bit lines and coupled to gates of a number of vertical access transistors; and

a row decoder coupled to the word lines and a column decoder coupled to the bit lines so as to selectively access the cells of the array.

- 27. (Previously Presented) The memory device of claim 26, wherein the first plate comprises a single crystalline layer upon which is formed the layer of polysilicon.
- 28. (Canceled)



- 29. (Previously Presented) The memory device of claim 26, wherein the second plate comprises polysilicon.
- 30. (Canceled)
- 31. (Currently Amended) A memory cell, comprising:

a transistor formed in a layer of semiconductor material outwardly from a substrate, the transistor including a second source/drain region having a first plate formed integral therewith, a body region and a first source/drain region vertically aligned with the second source/drain region; and

a trench capacitor formed in a trench and electrically coupled without an intervening conductor to the first plate;

wherein the trench capacitor includes a polysilicon second plate formed in the trench that is coupled to the first plate of the second source/drain region, the first plate including a surface layer of polysilicon that is etch-roughened, and an insulator layer that separates the second polysilicon plate from the etch-roughened polysilicon surface of the first plate.

- 32. (Previously Presented) The memory cell of claim 31, wherein the first plate comprises heavily doped p-type silicon.
- 33. (Currently Amended) A memory cell, comprising:

a transistor formed in a layer of semiconductor material outwardly from a substrate, the transistor including a second source/drain region having a first plate formed integral therewith, a body region and a first source/drain region <u>vertically aligned with the second source/drain</u> region; and

a trench capacitor formed in a trench and electrically coupled without an intervening conductor to the first plate;



CIRCUITS WITH A TRENCH CAPACITOR HAVING MICRO-ROUGHENED SEMICONDUCTOR SURFACES Title:

Dkt: 303.389US2

wherein the trench capacitor includes a second plate of polysilicon formed in the trench so as to surround the first plate, and an insulator layer that separates the second polysilicon plate from at least the etch-roughened surface of the first plate.

(Previously Presented) A memory cell, comprising: 34.

a vertical transistor formed outwardly from a substrate, the transistor including a first source/drain region, a body region and a second source/drain region that are vertically aligned, wherein the second source/drain region includes integral therewith a single crystalline silicon first plate with a layer of polysilicon having an etch-roughened surface; and

a trench capacitor with a second plate that is formed in a trench and that surrounds at least the etch-roughened surface of the first plate; and

wherein the first plate forms a conductorless electrical connection between the trench capacitor and the transistor.

(Previously Presented) A memory device, comprising: 35.

an array of memory cells, each memory cell including a vertical access transistor that is electrically connected without an intervening conductor to a trench capacitor by a first plate of the trench capacitor that is integral with a second source/drain region of the vertical access transistor, the first plate including a micro-roughened surface of porous polysilicon, with a second plate of the trench capacitor disposed so as to surround at least the micro-roughened surface of the first plate;

a number of bit lines that are each selectively coupled to a number of the memory cells at a first source/drain region of the vertical access transistor;

a number of word lines disposed substantially orthogonal to the bit lines and coupled to gates of a number of vertical access transistors; and

a row decoder coupled to the word lines and a column decoder coupled to the bit lines so as to selectively access the cells of the array.



- (Previously Presented) The memory device of claim 35, wherein the vertical access 36. transistor includes a body region of p-type single crystalline silicon adjoining the second source/drain region, wherein the second source/drain region is n-type single crystalline silicon.
- (Previously Presented) The memory cell of claim 31, wherein the second source/drain 37. region is P-doped or N-doped.
- (Previously Presented) The memory cell according to claim 33, wherein the second 38. source/drain region is N-doped or P-doped.
- (Previously Presented) The memory cell according to claim 34, wherein the single 39. crystalline polysilicon is P-doped or N-doped.
- (Previously Presented) The memory cell according to claim 35, wherein the second 40. source/drain of the vertical access transistor is P-doped or N-doped.
- 41. (Currently Amended) A memory cell, comprising:

a transistor comprising outwardly from a substrate a second source/drain region at least a portion of which serves as a single crystalline first capacitor plate for forming a conductorless connection of the transistor to a trench capacitor, a body region and a first source/drain region vertically aligned with the second source/drain region, wherein the first capacitor plate includes a micro-roughened surface for increasing the capacitance of the trench capacitor;

the trench capacitor being formed in a trench surrounding a portion of the transistor and including a second capacitor plate of polycrystalline material formed so as to surround the first capacitor; and

an insulator layer that separates the second polycrystalline semiconductor plate from the micro-roughened surface of the first plate.

(Previously Presented) A memory cell according to claim 41, wherein the micro-42. roughened surface of the first capacitor plate comprises a layer of polysilicon.



- (Previously Presented) The memory cell according to claim 41, wherein the second plate 44. also surrounds first plates of adjacent memory cells.
- (Previously Presented) The memory cell according to claim 44, wherein the second plate 45. is grounded.
- (Previously Presented) The memory cell according to claim 17, wherein the first plate 46. also surrounds second plates of adjacent memory cells.
- (Previously Presented) The memory device according to claim 26, wherein the second 47. plate also surrounds first plates of adjacent memory cells.
- (Previously Presented) The memory cell according to claim 31, wherein the second plate 48. also surrounds first plates of adjacent memory cells.
- (Previously Presented) The memory cell according to claim 33, wherein the second plate 49. also surrounds first plates of adjacent memory cells.
- (Previously Presented) The memory device according to claim 35, wherein the second 50. plate also surrounds first plates of adjacent memory cells.
- (Canceled) 51.